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Paper is the ideal substrate for the development of flexible and environmentally 
sustainable ubiquitous electronic systems, enabling new applications in the context of the 
Internet of Things (IoTs). Two-dimensional materials have outstanding electronic and 
optical properties, and they are compatible with flexible substrates. Besides, combining 
different 2D materials enables to design a large variety of devices, which could be 
exploited in many IoTs applications, ranging from wearable electronics to smart 
packaging.  
In this work, we demonstrate high-performance MoS2 field-effect transistors on paper 
substrates fabricated with a new “channel-array” approach, which combines the 
advantages of chemical vapor deposition (CVD) and inkjet-printing as fabrication 
techniques. This method is based on the preparation of a channel array, i.e. the pre-
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deposition on paper of a pattern of CVD-grown MoS2 to be used as channels. Inkjet 
printing is then used to complete transistors and circuits fabrication, through the 
deposition of dielectric layers, contacts, and connections. We show that the channel-array 
approach allows the fabrication of 2D materials-based transistors on paper with excellent 
current modulation (ION/IOFF up to 105) and mobility (up to 15 cm2 V-1 s-1). Fully 
functional integrated circuits of digital and analog building blocks, such as high-gain 
inverters, logic gates, and current mirrors are demonstrated, confirming the potential of 
this approach for ubiquitous electronics on paper. 
 
In recent years, electronics has witnessed impressive technological achievements, due to the 
development of new processes and materials with extraordinary electrical and mechanical 
properties, which have enabled the development of Internet of Things (IoTs) applications, 
ranging from wearable electronics to mobile healthcare. This has led to a continuous and 
dramatic increase in demand of light-weight, flexible, and low-cost devices, posing strong 
constrains on the traditional fabrication methods 1,2. In addition, this type of pervasive and 
versatile electronics had led to further concerns on sustainability, such as the treatment of waste 
at the end of the product life-cycle. Derived from abundant and renewable raw materials, paper-
based consumer electronics is expected to alleviate landfill and environmental problems and to 
reduce the impact associated with recycling operations, whilst offering cost-effectiveness and 
large flexibility 3. However, paper is a challenging substrate for electronics due to its high 
roughness and limiting processing temperature and the lack of a winning fabrication technique 
is preventing its exploitation at the industrial level.  
Two-dimensional materials (2DMs) combine excellent tunable electronic properties with high 
mechanical flexibility, making them extremely promising as building blocks for flexible 
electronics 4,5. Moreover, they can be easily produced in solution with mass scalable and low-
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cost techniques, such as liquid-phase exfoliation (LPE) 6, enabling their deposition by simple 
fabrication techniques such as inkjet printing 7,8,9,10,11.  2D semiconducting materials, such as 
transition metal dichalcogenides (TMDCs) 12, with extended bandgap tunability through 
composition, thickness, and possibly even strain control, represent promising materials as 
channels for thin film transistors (TFTs), which are fundamental components in electronics. 
However, up to now, fully printed TMDCs based transistors have demonstrated limited 
performance, showing mobility of the order of under 0.5 cm2 V-1 s-1 and ION/IOFF ratios of 
hundreds, using liquid electrolytes as insulating layers 13,14. Among the various TMDCs, 
molybdenum disulfide (MoS2) has been widely studied, due to its outstanding electrical and 
optical properties 15,16,17,18. Lin et al. 19 reported a TFT made with solution-processed MoS2, 
showing remarkable performance (average mobility of around 7–11 cm2 V−1 s−1), but device 
fabrication required acid cleaning and annealing above 200 °C, which are incompatible with 
substrates such as paper. A large mobility of 19 cm2 V−1 s−1 for a MoS2/graphene transistor was 
reported in reference 20: graphene allows increasing carrier mobility, but this negatively affects 
the ION/IOFF ratio.  
We propose a new fabrication technique that combine the use of high mobility MoS2 channels 
grown by CVD and inkjet-printing technique for the fabrication of transistors and circuits, 
exploiting 2DMs-based inks, whose capability to be printed on top of CVD grown materials 
has been succesfully demonstrated in 10. This approach is called “channel array”, as it is based 
on the deposition of several channels on a customized substrate, onto which the rest of the 
device and circuit is fabricated. The “channel array” technique consists of two steps: first, the 
channel array is fabricated by transferring on the paper substrate stripes of CVD grown MoS2, 
which will be used as transistors channels. In the second step, the field effect transistor (FET) 
and the rest of the circuit are fabricated by customizing the channel array by inkjet-printing the 
source and drain contacts (i.e., channel length and width), gate dielectric, gate contacts, and all 
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connections. This approach allows to keep the flexibility and versatility of an all-inkjet 
technology, with the difference that here a high-quality channel is already placed on the 
substrate, by taking advantage of the CVD grown TMDC.  
The MoS2 field effect transistors fabricated with the channel array method operate at supply 
voltage below 2 V, with remarkable transistor performance, such as an average field effect 
mobility of 5.9 cm2 V−1 s−1 (up to 15 cm2 V−1 s−1), negligible leakage currents (smaller than 1 
nA), and ION/IOFF ratios of up to 10
5, which have never been recorded on paper. We further 
exploit the possibility to produce high performance transistors with the channel array method 
by demonstrating more complex circuits, such as logic gates (such as NOT and NAND) and 
analog circuits. This paves the way towards the application of the channel array approach in 
all applications where flexible and/or disposable electronics are required. 
Fabrication of MoS2 FETs on paper 
Figure 1a illustrates the procedure followed to pattern CVD MoS2 and its transfer to paper 
substrate (a detailed description of the procedure is reported in Methods, an alternative method 
for CVD growth and transfer is presented in Section S4 of the Supplementary Information). 
After the transfer, the polystyrene carrier film is dissolved in toluene, resulting in MoS2 stripes 
on a paper substrate, as shown in Figure 1b.  
To evaluate the crystalline quality of the MoS2 before and after the transfer process from the 
rigid substrate to the paper, Raman spectroscopy is employed. Figure 1c shows the Raman 
spectra before (red line) and after (cyan line) the transfer. The red spectrum presents the E2g 
and A1g modes at 383 cm
-1 and at 403 cm-1 of single-layer MoS2, representative of the in-plane 
and out-of-plane vibrations of S–Mo–S, respectively 21. After the transfer process, the MoS2 
Raman modes appear slightly shifted and broadened, i.e. the E2g and A1g modes peak at 380 
cm-1 and at 400 cm-1, respectively. As previously reported in 22, the softening of Raman modes 
can be attributed to uniaxial strain, albeit the E2g mode should suffer a larger shift compared to 
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the A1g mode. In our case, the softening of the Raman modes is comparable, ruling out any 
strain effect on the MoS2. Therefore, we argue that the softening is mainly due to heating effects 
related to the poor heat dissipation of the paper substrate. This hypothesis is also supported by 
the broadening of the full-width-at-half-maximum (FWHM) of both modes. Indeed, the E2g 
FWHM increases from ~3 cm-1, before transfer, up to ~7 cm-1 after the transfer process. In the 
case of the A1g mode the broadening is less evident, with the FWHM increasing from ~4 cm
-1 
up to ~6 cm-1.  
Figure 1d-f show the fabrication of inkjet-printed MoS2 FETs on paper. Inkjet-printing was 
chosen as the fabrication technique for a fast prototyping, since it is a versatile, additive, mask-
less, low-material, low-time, and low-power consuming approach 23. First, the source and drain 
contacts are printed on a MoS2 stripe to define the channel area of the transistor (Figure 1d). 
Secondly, a hBN film is printed on the MoS2 channel (Figure 1e) due to its excellent dielectric 
properties and negligible leakage currents 9,13,24,25. Finally, a top gate electrode is printed on 
top of hBN (Figure 1f). Either silver or graphene inks have been used to print the source and 
drain contacts as well as the top gate contact. The FETs are then connected to each other using 
the routes defined between MoS2 stripes, to create the integrated circuit in an efficient and 
versatile way. This approach is qualitatively described in Figure 1g. 
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Figure 1 ǀ Transferring scheme of MoS2 channel stripes and fabrication process of MoS2 FETs. a, 
Schematic representation of the patterning and transferring procedure employed to obtain MoS2 stripes on 
paper. b, Optical micrograph showing the transferred MoS2 stripes on paper. The scale bar corresponds to 1 mm. 
c, Raman spectra acquired on the as-grown MoS2 layer on rigid substrate (red line) and after MoS2 transfer to 
paper (cyan line). d-f. Fabrication steps of the inkjet-printed transistors on paper: d, inkjet-printing of silver 
source and drain contacts. e, inkjet-printing of the h-BN dielectric layer (defined by the blue-dotted frame). f, 
inkjet-printing of silver top gate contact. The scale bars in d-f correspond to 250 μm. g, Sketch showing an 
inkjet-printed circuit on paper with CVD-grown MoS2 channel. 
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Electrical characterization of MoS2 FETs  
At first, a commercial silver ink (see Methods) was chosen to print the electrodes, because it 
can assure very high conductivity with just one printing pass, and it has shown ohmic contact 
with MoS2 
26. Typical transfer and output characteristics of the MoS2 FETs are reported in 
Figure 2a and Figure 2c. The devices work in the enhancement mode, can operate at low supply 
voltage (< 2 V), and exhibit a threshold voltage (VTH) ranging between 0.0 V and 1.0 V (see 
Figure S3c, Supplementary Information). As can be seen, the leakage current IGS (red dots, 
Figure 2a) through the insulator is negligible as compared to the drain current IDS (black dots, 
logarithmic scale, Figure 2a; black dots, linear scale, Figure 2b), further confirming the good 
insulating properties of the inkjet-printed hBN film. The saturation regime is reached for low 
drain-to-source voltage (VDS), i.e., VDS < 2 V. Almost negligible contact resistance is shown 
from the output characteristic. Indeed, as can be seen from the log-log plot (Figure 2d), the 
linearity parameter γ, describing the relation IDS ∝ VDS
γ
, is found to be 1.1 on average, indicating 
a good contact between the CVD MoS2 and the silver inkjet-printed electrodes.  
Charge carrier field-effect mobility (µFE) is one of the most important figures of merit defining 
the quality of a transistor electrical performance. It can be extrapolated using the classical 
model for devices operating in the saturation regime (VDS > VGS- VTH): 
𝜇𝐹𝐸 = 2
𝐿
𝑊
1
𝐶𝑖
(
𝜕√𝐼𝐷𝑆
𝜕𝑉𝐺𝑆
)
2
   (1) 
where Ci is the capacitance of the insulator per unit area, W and L are the transistor channel 
width and length, respectively, and VGS is the gate voltage. As suggested in reference 
27, in 
order to avoid any mobility overestimation, the capacitance has been measured in the quasi-
static conditions (details about the quasi-static capacitance measurement and setup are reported 
in Section 1 of the Supplementary Information). To this purpose, parallel plate capacitor 
structures, in which hBN is sandwiched between silver bottom/top electrodes were fabricated 
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and tested (see Methods). The extracted average value of 230 nF/cm2 is in line with other quasi-
static measurement performed on both organic and hybrid materials 27,28,29,30. Thanks to the 
high capacitive coupling, which results in an enhanced polarization and leads to a high number 
of carriers at the insulator-semiconductor interface, the devices show an average charge carrier 
mobility of 5.9 cm2 V−1 s−1 and ION/IOFF ratio of 1.4x10
4 are obtained, where ION is defined as 
the IDS measured when VDS is equal to VGS (VGS = VDS = 2V), while IOFF is the average IDS in the 
subthreshold region (VGS < VTH). The detailed electrical characterization is reported in Figure 
S2 and Figure S3. Remarkably, this mobility value is comparable to already reported CVD-
grown MoS2 transistors fabricated on rigid substrates using standard microelectronic 
fabrication techniques 31,32,33, confirming that our methodology, based on the channel array, 
allows to use inkjet-printing for the fabrication of the devices, without affecting the electronic 
properties of the channel. 
Figure 2e shows µFE and ION/IOFF for our devices compared with those previously reported in 
the literature: the closer the points to the top-right corner, the better the performance. We 
considered only transistors fully fabricated on paper or transferred on paper after fabrication.  
They have been divided into four groups according to the nature of the semiconductor used as 
channel: organic semiconductors 34,35,36,37,38,39, inorganic oxide semiconductors 40,41,42,43,44, 
carbon nanotubes 45,46 (CNTs), and 2D materials 18,20. Notably, our devices are the only one, 
where the contacts and the insulating layer are deposited by means of inkjet-printing (for a 
detailed comparison see Table S1 in Supplementary Information). While maintaining a high 
ION/IOFF ratio, the mobility values extracted from the MoS2 FETs are larger than those obtained 
for organic semiconductors. It is worth mentioning, that the mobility extracted in this work is 
comparable to the one found in MoS2 FETs fabricated using conventional microelectronic 
techniques 18. Although there are transistors, as reported in references 18,40,42,44, that show 
comparable or better performance than ours, we remark that, in those cases, expensive, and 
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time-consuming fabrication techniques were employed for their fabrication. Furthermore, 
many of these devices operate at moderate or large voltages (>10 V), which is a crucial problem 
for portable applications, where low power consumption is often required.  
In order to confirm the compatibility of our technology with flexible substrates, the 
electromechanical properties of the devices are investigated for various bending radii (R). 
Figure 2f shows transfer characteristics recorded for R values of 32 mm, 20 mm, 12 mm, and 
8 mm. No relevant changes both in the drain and the gate currents are observed, indicating that 
the device electrical performance is not affected under strain.  
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Figure 2 ǀ Electrical characterization of the MoS2 FETs with inkjet-printed silver contacts in ambient 
conditions.  Typical transfer characteristic curve measured as a function of the gate voltage for a drain voltage 
of 2.0 V. Logarithmic scale: black dots, drain current; red dots, gate current. b, Typical transfer characteristic 
curve measured as a function of the gate voltage for a drain voltage of 2.0 V in linear scale. c, Typical output 
characteristic measured at different gate voltages (from VGS = 0.0 V to VGS = 1.75 V, steps of 0.25 V). d, Log-log 
curves of the output characteristic in low drain voltage region. Ohmic behavior is observed, suggesting good 
electrical contact between the silver contacts and MoS2. e, Field-effect mobility and ION/IOFF ratio for TFTs on 
flexible substrates previously reported in the literature. Blue stars, this work, inkjet-printed silver contacts; 
purple star, this work, inkjet-printed graphene contacts; red dots, organic semiconductors (ref 34-39); yellow 
dots, inorganic oxides (40-44); green dots, CNTs (45,46); black dots, 2D materials (18,20). f, Transfer 
characteristics and gate leakage currents measured for different bending radii along the current direction for a 
drain voltage of 2 V; inset, picture of a sample with MoS2 FET fabricated on paper. 
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We have then focused on the fabrication of a fully 2D-material-based transistors with inkjet-
printed graphene source, drain, and gate contacts (see Methods). An optical micrograph of a 
fully 2D-material-based FET is shown in Figure 3a, whilst Figure 3b and Figure 3c report 
typical transfer and output characteristic, respectively. These transistors show a reduced 
effective μFE ( ~ 0.8 cm2 V−1 s−1), and an ION/IOFF ratio about one order of magnitude smaller 
(~3x103), compared to transistors with silver contacts (Figure 2e). The reduced performance is 
likely related to the formation of Schottky contacts, which in turn increases the contact 
resistance, as evident from Figure 3c, where non-linear behavior of the output characteristic 
can be observed for small VDS. This behavior typical of FETs with Schottky barrier contacts. 
However, it is remarkable that the extracted field-effect mobility is only one order of magnitude 
smaller than the one obtained for a thin film transistor with exfoliated MoS2 channel and CVD‐
grown graphene source/drain electrodes (4.5 cm2 V−1 s−1) 47.  
 
Figure 3 ǀ Optical image and electrical characterization of a fully 2D-material-based FETs. a, Optical 
micrograph of a fully 2D-material-based transistor on paper. The scale bar corresponds to 250 μm. b, Typical 
transfer characteristic curve measured as a function of the gate voltage for a drain voltage of 2.5 V. Logarithmic 
scale: black dots, drain current; red dots, gate current. inset, Typical transfer characteristic curve measured as a 
function of the gate voltage for a drain voltage of 2.5 V in linear scale.  c, Typical output characteristic curves 
measured at increasing gate voltages (from VGS = 0.0 V to VGS = 1.75 V, steps of 0.25 V). 
Integrated circuits on paper  
To demonstrate the potential of the fabricated FETs as building blocks for integrated circuits 
exploiting the channel array technology, different types of circuits have been designed and 
fabricated. MoS2 FETs with inkjet-printed silver contacts were selected due to the high ION/IOFF 
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ratio, intrinsic gain, and low power supply voltage to fabricate a resistor-transistor logic (RTL) 
inverter, consisting of a transistor and an inkjet-printed graphene resistor. Figure 4a and Figure 
4b show the schematic and the optical image of a RTL inverter, respectively. The transfer 
characteristic of an inverter is shown in Figure 4c (left axis), together with the gain G (right 
axis), defined as the slope dVOUT/dVIN of the transfer curve (where VIN and VOUT are the input 
and output voltages, respectively). The inverter exhibits a high gain value, close to 30 under a 
voltage bias of 5 V, in agreement with previously reported inverters based on CVD-grown 
MoS2 fabricated on rigid substrates 
32,48.  
The schematic and the optical image of a NAND gate are shown in Figure 4d and Figure 4e, 
while Figure 4f shows the output voltage of the circuit as a function of the inputs (VIN1,VIN2). 
The low and high logic values of the inputs correspond to voltages of 0 V and 5 V, respectively. 
The output voltage is high (i.e. at logic state “1”) when at least one input is in the logic state 
“0”, and therefore at least one transistor is in the OFF state. The output voltage is low (i.e. at 
logic state “0”) only when both inputs are at the logic state “1”: in these conditions both 
transistors are in the ON state. The possibility to implement NAND gates is particularly 
important, since all other logic functions can be implemented using NAND gates. 
As a further demonstration of the potential of the presented technology, we propose an 
application for analog electronics. Current mirrors are fundamental building blocks in analog 
electronic circuits, where they are widely used for operational amplifiers, bandgap voltage 
reference, etc. 49, and they can also be exploited in neural networks, in order to implement 
matrix-vector multiplication 50. Figure 4g and Figure 4h show the schematic and the optical 
image of the fabricated current mirror. The output transistor (M2) is 10 times wider than the 
input transistor (M1), while all the other transistor parameters are identical; therefore, the 
current mirror has a nominal gain of 10. Figure 4i shows the current mirror output 
characteristic, i.e., the output current as a function of the output voltage, for two different values 
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of the input reference current. As shown in the plot, for sufficiently high output voltages (i.e., 
M2 in saturation) the output current is about 10 times larger than the reference current (IREF), 
in accordance with the circuit design. 
 
Figure 4 ǀ Logic gates and current mirror based on inkjet-printed MOS2 FETs. a, d, g and b ,e, h 
Electrical schematics and optical images of an inverter (a, b), a NAND gate (d, e) and a current mirror (g, h). 
VDD, supply voltage; GDN, ground reference; VIN and VOUT, input and output voltage; M, inkjet-printed 
transistor. R, inkjet-printed graphene resistor. The scale bars in b, e, h correspond to 250 μm. c, Output voltage 
(left axis) and voltage gain (right axis) of the inverter gate as a function of the input voltage. f, Output voltage of 
the NAND gate as a function of the input states (VIN1, VIN2. Voltage bias is 5 V for both the inverter and the 
NAND gate. i, Output current of the current mirror as a function of the output voltage for two different values of 
the reference current. 
Conclusions 
We have successfully demonstrated high performance MoS2 based transistors that combine the 
numerous advantages of using paper as a substrate with the versatility of inkjet-printing 
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technique, whilst maintaining the electrical properties of CVD-grown MoS2. A maximum 
field-effect mobility of 15 cm2 V−1 s−1 and an ION/IOFF ratio of up to 10
5 were achieved. Bending 
tests have shown that the device electrical properties are robust under applied strain (up to 
curvature radius of 8 mm). Moreover, our device fabrication approach has been proven to be 
suitable for the development of complete integrated circuits, such as high-gain inverters, logic 
gates, and current mirrors. This work demonstrates the great potential of the channel array 
technology for next-generation electronics on paper, ranging from analogic to digital circuits 
for cost-efficient and practical applications. 
Methods 
Materials 
PEL P60 (purchased from Printed Electronics Limited) is used as paper substrate. A 
commercial silver ink (Sigma Aldrich) is used to print the metal contacts. Bulk graphite 
(purchased from Graphexel or Sigma-Aldrich, 99.5% grade) and bulk boron nitride (purchased 
from Sigma-Aldrich, >1 μm, 98% grade) powders were used to prepare the 2DMs inks. The 
bulk powders are dispersed in deionized water (resistivity 18.2 MΩ cm-1) at a concentration of 
3 mg mL-1 and 1-pyrenesulphonic acid sodium salt (PS1, purchased from Sigma-Aldrich), 
purity ≥ 97%, is added at a concentration of 1 mg mL-1. The graphite and boron nitride 
dispersions are then sonicated for 72 h and 120 h respectively using a 300 W Hilsonic HS 
1900/Hilsonic FMG 600 bath sonicator at 20 °C. The resultant dispersions is centrifuged at 
3500 rpm (g factor = 903) for 20 minutes at 20 °C using a Sigma 1-14K refrigerated centrifuge 
in order to separate out and discard the residual bulk, non-exfoliated flakes. The remaining 
supernatant, now containing the correct flake size and monolayer percentage, is centrifuged 
twice to remove excess PS1 from the dispersion. After washing, the precipitate is re-dispersed 
in the printing solvent, made as described in 10. The concentration of the resultant inks are 
assessed using a Varian Cary 5000 UV-Vis spectrometer and the Lambert-Beer law, with 
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extinction coefficients of 2460 (at 660 nm) and 1000 L g-1
 
m-1
 
(at 550 nm) for graphene 6 and 
hBN 51, respectively. Full characterization of the material (lateral size and thickness 
distribution, crystallinity, etc.) has been presented in references 10,24.  
Growth of MoS2 and transfer on paper 
Single- and few-layer MoS2 have been grown by Chemical Vapour Deposition (CVD) on c-
plane sapphire as described in reference 52. CVD growth is performed at atmospheric pressure 
using ultra-high-purity argon as the carrier gas. The substrates are placed face-down 15 mm 
above a crucible containing ∼3 mg of MoO3 (99.998% Alfa Aesar) and loaded into a split-tube 
two-zone CVD furnace with a 30 mm outer diameter quartz tube. A second crucible containing 
1 g of sulphur (99.9% purity, Sigma-Aldrich) is loaded upstream from the growth substrates 
and heated to 140oC. Just before starting the growth, the tube is flushed with Ar at room 
temperature and atmospheric pressure. The furnace is pre-heated to 750oC for few hours for 
temperature stabilization. The substrate and MoO3 precursor were then loaded into the growth 
area of the furnace to start the growth. Ar is supplied with a flow of 10 sscm. After 10 min 
growth at 750 oC, the furnace is left to cool naturally. The synthesized MoS2 film is transferred 
from the native sapphire substrate to the paper substrates 53. Prior to the film transfer, MoS2 is 
patterned to obtain a stripped structure on the growth substrate. The pattern is defined by means 
of Ar/SF6 plasma etching in an Oxford Cobra Reactive Ion Etching system. The etch mask is 
created by optical lithography using AZ 5214E photoresist. A 5% KOH solution in DI water is 
employed to remove the etch mask. The sample is then rinsed in DI water for several times to 
remove the KOH remnants. To transfer the patterned film, the sapphire substrate with MoS2 
film is first covered with a polystyrene film by spin coating a solution of polystyrene in toluene 
onto the substrate, which is then immersed in DI water. To facilitate the lift-off process, a 
solution of KOH in DI water is also added for a short time. After that, the carrier polystyrene 
film with MoS2 film is rinsed for several times in DI water. To remove the absorbed water the 
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polymeric film is dried at 50oC in dry air atmosphere and then transferred onto the paper. To 
improve the adhesion between the carrier polymer film and the wafer the sample is baked at 
150oC for about an hour. The polystyrene carrier film is then dissolved in toluene resulting in 
MoS2 film on the paper. Raman characterization before and after transfer has been performed 
with a Renishaw InVia spectrometer equipped with a confocal optical microscope and a 532 
nm excitation laser. The spectral resolution of the system is 1 cm-1. Raman experiments were 
carried out employing a 50X objective (N.A. 0.6), laser power of 5 mW and an acquisition time 
of 2 s. The pixel size is 1 µm x 1 µm. 
Devices fabrication 
MoS2 transistors are fabricated in a top-gate/top-contact configuration on the CVD MoS2 
stripes transferred on paper. A Dimatix Materials Printer 2850 (Fujifilm) is used to define the 
contacts and the insulator layers under ambient conditions. The silver ink is deposited with a 
single printed pass using one nozzle, a drop spacing of 40 μm, and keeping the printer platen 
at room temperature. Cartridges with a typical droplet volume of 1 pL are used for the definition 
of the contacts. When the 2.5 mg ml-1 graphene ink is employed, source and drain contacts are 
inkjet-printed by a drop spacing of 20 μm, and 20 printing passes. For the top gate contacts, 
only 6 printing passes of graphene ink at the same concentration are used in order to reduce the 
possibility of overlapping with the source and drain contacts (which would significantly 
increase the leakage current) at each print pass. A ~2 mg/mL hBN ink is printed on top of the 
CVD-grown layer using a drop spacing of 20 μm and 80 printing passes. No annealing is 
performed after the deposition of the insulator. Several transistors have been fabricated (with 
a yield of around 80%) and characterized with a nominal width of ~ 500 μm and length varying 
between 40 μm and 100 μm.  
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Parallel plate capacitors with silver/graphene bottom/top electrodes are also printed on paper 
to evaluate the capacitance of the hBN layers. The inks and the fabrication procedures are kept 
the same for all the reported devices.  
Electrical characterization 
All the electrical measurements are performed in ambient conditions. The transistor 
characterization is carried out using a Keithley SCS4200 parameter analyzer. Capacitance 
measurements are performed with an R&S®RTO2014 oscilloscope and a HP 33120A 
function/arbitrary waveform generator. The detailed description of the measurement setup can 
be found in the Supplementary information. 
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S1. Capacitance measurement 
The measurements of the insulator capacitance are carried out using parallel plate capacitor 
structures, as described in the main text. In order to measure the capacitance at low frequency 
(i.e. in quasi-static conditions), the circuit shown in Figure S1a is used.  
The capacitor under test, C, forms a capacitive voltage divider with a commercial test capacitor, 
CT, with known value on the non-inverting input of an operational amplifier (Op-Amp). The 
Op-Amp is connected in non-inverting configuration, and has a voltage gain: 
𝐴𝑉  =  1 +
𝑅2
𝑅1
 (1) 
where R1 and R2 are two resistances, chosen to have a voltage gain of 4, in order to properly 
amplify the input signal. The waveform generator provides a low frequency (down to 5 mHz) 
sine wave Vin, that is applied to an input of the oscilloscope and to the capacitor under test. The 
voltage at the Op-Amp input, given by: 
𝑉+  = 𝑉𝑖𝑛  
𝐶
𝐶+𝐶𝑇
  (2), 
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is amplified to obtain the output voltage 𝑉𝑜𝑢𝑡 = 𝐴𝑉  𝑉
+; this voltage is sent to an input of the 
oscilloscope. However, it is necessary to take into account that C is not an ideal capacitor; in 
order to have a more realistic model, the capacitor is represented with the equivalent circuit 
shown in Figure S1b, according to 1 Cp represents the capacitive part of the capacitor, while 
the resistor Rp takes into account the dielectric leakage. Therefore, the output voltage is 
modified as follows:   
𝑉𝑜𝑢𝑡 = 𝐴𝑉
𝑅𝑝𝐶𝑝𝑠 + 1
𝑅𝑝(𝐶𝑇 + 𝐶𝑝)𝑠 + 1
𝑉𝑖𝑛 = 𝐻(𝑠)𝑉𝑖𝑛   (3) 
where s is the Laplace generalized frequency and H(s) is the transfer function between Vin and 
Vout. Figure S1c shows the voltages Vin and Vout measured with the oscilloscope. The phase shift 
φ0 between the two sine waves, highlighted in Figure S1d, is due to the presence of the 
resistance Rp. 
The measurement of the output voltage amplitude and the phase shift φ0, i.e. of the module and 
phase of the transfer function H(f) (f is the frequency), allows to solve the system of non-linear 
equations:  
{
 
 
 
 
|𝐻(𝑓)| =
√𝑅𝑝
2𝐶𝑝
2(2𝜋𝑓)2 + 1
√𝑅𝑝
2(𝐶𝑇 + 𝐶𝑝)2(2𝜋𝑓)2 + 1
∠𝐻(𝑓) = 𝑎𝑡𝑎𝑛(𝑅𝑝𝐶𝑝2𝜋𝑓) − 𝑎𝑡𝑎𝑛(𝑅𝑝(𝐶𝑇 + 𝐶𝑝)2𝜋𝑓)
   (4) 
and, therefore, to obtain the resistance Rp and the capacitance Cp. The insulator areal 
capacitance is obtained dividing the extracted capacitance value by the area of the test 
capacitor. 
The extracted average value of 230 nF/cm2 explains the low threshold voltages of the devices. 
In quasi-static conditions, the presence of both water molecules (water is the solvent of the 
hBN ink employed in this work 2) and impurities (moisture absorbance, mobile ions) in the 
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films could influence the charging processes thus increasing its permittivity, as widely 
observed for both organic and hybrid materials 3,4,5,6,7. 
 
Figure S1 ǀ Capacitance measurement setup. a, schematic of the electronic circuit used for the measurement 
of the capacitance. b, Equivalent circuit of the capacitor under measurement. c, Input and output voltages as a 
function of time. d, magnification of the measured signals showing the phase shift between the input and output 
voltages.  
 
 
 
 
 
 
 
 
 
 
 
 
S2. Detailed electrical characterization  
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The values of threshold voltage and field-effect mobility reported in the main text are evaluated 
using the following procedures. Figure S2 shows the square root of the channel current as a 
function of the gate voltage for a representative device. The value of threshold voltage is 
extrapolated as the x axis intercept of the straight line fitting the square root of the drain current, 
as shown in the figure. The field-effect mobility has been extracted using the formula in 
saturation regime [equation (1) in the main text].  
 
Figure S2 ǀ Extraction of the MoS2 FET electrical parameters. Square root of the drain current as a function 
of the gate voltage. Fit line in red illustrates the range used to fit the data and extract the threshold voltage and 
the filed-effect mobility value. 
Figure S3a shows the transfer characteristics for 13 devices. The ION current varies from 1 μA 
to 50 μA; this variation could be attributed to the non-homogeneity in the CVD MoS2 and to 
the different channel dimensions in the investigated devices. The average ION is shown in 
Figure S3b together with the average ION/IOFF ratio, subthreshold slope (SS), and maximum 
surface trap density values (NSSmax). A SS in the range of 200 mV/dec has been measured and 
a NSSmax of the order of 10
12 cm-2 has been calculated from the relationship 8: 
𝑁𝑆𝑆𝑚𝑎𝑥 = (
𝑆𝑆 ∗ 𝑙𝑜𝑔 𝑒
𝑞
𝐾𝑇⁄
− 1)
𝐶𝑖
𝑞
  (5) 
where K is the Boltzmann constant, q is the elementary charge, and T is the temperature. 
The values of the threshold voltage and the field-effect mobility of each device are reported in 
the column charts of Figure S3c and Figure S3d, respectively.  
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Figure S3 ǀ Electrical parameters of 13 MoS2 FETs. a, Transfer characteristic curves. b, Average electrical 
key parameters. c, Column chart showing the treshold voltage values d, Column chart showing the field-effect 
mobility values. 
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S3. Literature table for Figure 2e 
Table S1 ǀ Literature table showing the reference number, materials and deposition techniques, power supply, 
µFE, and ION/IOFF for the manuscripts reported in Figure 2e of the main text. The reference numbers are the ones 
from the main text. The power supply (i.e., the range of the applied gate voltage) is classified as high voltage 
(HV, above 10 V) or low voltage (LV, below 10 V). G, gate electrode; S/D, source/drain electrode; where not 
specified the same material is used for all the electrodes.  
Reference  
Semiconductor/ 
deposition technique 
Insulator/ 
deposition 
technique 
Contacts/ 
deposition 
tecnique 
Power 
supply 
µFE 
[cm2/Vs] 
ION/IOFF 
34 
NTCDI-F15/ 
Vacuum deposition 
PMMA/ 
Spin coating 
SWCNTs (G)/ 
Meyer Rod 
coating 
HV 5x10-3 2x102 
Silver (S/D)/ 
Thermal 
evaporation 
35 
C8-BTBT/ 
Screen printing and 
solution casting 
Cytop/ 
Spin coating 
Au NPs/ 
Selective 
deposition  
HV 2.5 106 
36 
LisiconS1200/ 
Spin coating 
Fluoro-based 
polymer/ 
Spin coating 
Mo (G)/ 
Sputtering 
HV 1.3 107 
Au (S/D) 
e-beam 
deposition 
37 
P3HT/ 
Aerosol-jet printing 
Ion gel/ 
Custom-built 
Inkjet printing 
Graphene/ 
Screen printing 
LV 0.14 3x103 
38 
C8-BTBT/ 
Thermal evaporation 
ICCN/paper 
Au/ 
Thermal 
evaporation 
LV 0.07 7x103 
39 
DNTT/ 
Sublimation in vacuum 
AlOx/SAM 
Plasma 
treatment 
Al/ 
Thermal 
evaporation 
 
LV 1.1 1x107 
40 
IGZO/ 
Sputtering  
paper 
IZO (G)/ 
Sputtering 
HV 22 2x105 
Ni/Au (S/D)/ 
e-beam 
evaporation 
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41 
ZnO-NRs/ 
Drop casting 
Cellulose-
Ionogel/ 
Lamination 
Au/ 
e-beam 
evaporation 
LV 0.03 102 
42 IGZO 
Chicken 
albumen/ 
Spin coating 
ITO (S/D)/ 
Magnetron 
sputtering 
HV 11 106 
Al (G/S/D)/ 
Thermal 
evaporation 
43 
IGZO/ 
Magnetron sputtering 
paper 
Al (G/S/D)/ 
e-beam 
evaporation 
HV 3 104 
IZO (G)/ 
Magnetron 
sputtering 
44 
IGZO/ 
Magnetron sputtering 
PVA/ 
Spin coating 
Ag/ 
Thermal 
evaporation 
LV 42 107 
45 
SWCNTs/ 
Dip-coating 
Al2O3/ 
Atomic layer 
deposition 
Ti/Au (S/D)/ 
e-beam 
evaporation 
HV 3 6x105 
46 
CNTs/ 
Dip-coating 
Al2O3/ 
Atomic layer 
deposition 
Ti/Pd 
Thermal 
evaporation 
LV 4 103 
18 
MoS2/ 
CVD 
Al2O3/ 
Atomic layer 
deposition 
Cr/Al (G) 
e-beam 
evaporation 
LV 6 106 
Ni/Au (S/D)/ 
e-beam 
evaporation 
20 
Graphene/MoS2 
Dip Coating  
paper 
Graphite/ 
Drawing 
HV 18.7 102 
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S4. CVD grown MoS2 on SiO2/Si substrate 
S4.1 Growth and transfer 
As an alternative to sapphire, we have considered the CVD growth of MoS2 on top of SiO2 
substrates. In particular, the MoS2 flakes were obtained using the liquid precursor CVD 
(LPCVD) growth method 9. First, two aqueous solutions (solution A and solution B) containing 
ammonium heptamolybdate (AHM, SigmaAldrich, 431346), as Mo precursor, and NaOH, as 
growth promoter, were prepared by dissolving 0.4 g of AHM in 30 ml deionized (DI) water 
and 0.1 g of NaOH in 40 ml of DI water, respectively. Then, solution A, solution B and 
iodixanol (Sigma-Aldrich, Opti Prep, D1556) were mixed using a ratio of 1 : 1.5 : 1 and spin 
coated on Si/SiO2 substrate, which was previously cleaned in acetone, isopropanol and treated 
with oxygen plasma for 5 minutes. The growth was carried out in a two-zone horizontal 
furnace, where the spin coated substrate was heated at 700 °C in atmospheric pressure for 15 
minutes under constant Ar flux, while sulphur was maintained at 200 °C. After growth, the 
MoS2 flakes were transferred on paper using a semi-dry transfer approach as reported in 
10. 
Specifically, the sample was covered by a polymeric membrane of PMMA baked at 90 °C for 
2 minutes. Then, the sample was covered using a PDMS frame and left in water at 60 °C until 
complete detachment of the membrane. After detachment, the free-standing membrane was 
transferred on the ceramic paper using a transfer set up, as previously reported 11. Finally, the 
transferred sample was cleaned in acetone overnight until complete removal of PMMA.   
S4.2 Characterization of MoS2 monolayers before and after transfer 
The secondary electron (SE) imaging of the MoS2 monolayers (MLs), before the transfer 
process, was carried out in a Zeiss Merlin SEM with an accelerating voltage of 5 kV.  
Scanning Raman spectroscopy was performed with a Renishaw InVia spectrometer equipped 
with a confocal optical microscope and a 532 nm excitation laser. The spectral resolution of 
the system is 1 cm-1. Raman experiments were carried out employing a 50X objective (N.A. 
0.6), laser power of 5 mW and an acquisition time of 2 s. The pixel size is 1 µm x 1 µm. 
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The Raman map of the separation of the E2g and A1g modes, reported in Figure S4, indicates a 
highly homogenous monolayer MoS2 crystal. It is worth noting that the black spots with a 
separation higher than 21 cm-1 can be related to bilayer terraces. 
 
Figure S4 ǀ Raman map showing the separation of the E2g and A1g Raman modes. 
Figure S5 shows the Raman maps of A1g / E2g intensity ratio modes MoS2 ML on the growth 
substrate (a) and on paper after transfer (b). The statistical analysis, reported in Figure S5c 
highlights the increases of the A1g / E2g intensity ratio, suggesting an increase of sulphur 
vacancies concentration in the MoS2 ML after the transfer process.   
 
Figure S5 ǀ a, Raman map showing the A1g /E2g ratio of MoS2 flake on the growth substrate. b, Raman map 
showing the A1g /E2g ratio of MoS2 flake on paper after transfer. c, Statistical analysis of the A1g / E2g ratio 
before and after the transfer. 
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S4.3 Electrical Characterization 
Figure S6a shows a single flake of MoS2, which constitutes the device channel, in between the 
inkjet-printed silver source and drain contacts. The purple dotted line highlights the edges of 
the flake. Figure S6b shows the complete device after printing the hBN dielectric film and the 
silver gate contact. The inks and the fabrication procedures for all the different components are 
the same as the reported in the main text (see Methods). A representative transfer characteristic 
curve is shown in Figure S6c. Considering that the channel width of this transistor (W ≃ 50 
µm) is significantly smaller than that of the device shown in Figure 2a, b, c, d, the current 
densities (i.e. IDS/W) of the two devices are comparable. However, several non-idealities can 
be observed as, for example, a quite high IOFF current. The threshold voltage is slightly negative 
in this case (around -1.1 V), i.e. the transistor works in depletion mode. Moreover, the mobility 
calculated for this transistor (0.5 cm2/Vs) is smaller than the ones extracted for the other devices 
(see Figure S3d) based on MoS2 grown on sapphire substrate, on which the results of the main 
text are based on. This could be probably due to the presence of sulfur vacancies, detrimental 
for the transport, as highlighted through the Raman analysis. 
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Figure S6 ǀ Device based on single-layer CVD grown MoS2. a, Optical image of single flake of MoS2 in 
between silver contacts. The scale bar corresponds to 50 µm. b, optical micrograph of the final device, after 
printing the hBN dielectric film and the silver gate contact. The scale bar corresponds to 250 µm. c, Typical 
transfer characteristic of a transistor based on single-layer MoS2. 
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